JPH0446013B2 - - Google Patents
Info
- Publication number
- JPH0446013B2 JPH0446013B2 JP57187278A JP18727882A JPH0446013B2 JP H0446013 B2 JPH0446013 B2 JP H0446013B2 JP 57187278 A JP57187278 A JP 57187278A JP 18727882 A JP18727882 A JP 18727882A JP H0446013 B2 JPH0446013 B2 JP H0446013B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- circuit
- transistor
- signal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
- H03K19/09429—Multistate logic one of the states being the high impedance or floating state
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57187278A JPS5975721A (ja) | 1982-10-25 | 1982-10-25 | 信号入力回路およびその制御方法 |
US06/534,691 US4594519A (en) | 1982-10-25 | 1983-09-22 | Low power consumption, high speed CMOS signal input circuit |
DE8383306163T DE3377963D1 (en) | 1982-10-25 | 1983-10-12 | Signal input circuit |
EP83306163A EP0107442B1 (en) | 1982-10-25 | 1983-10-12 | Signal input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57187278A JPS5975721A (ja) | 1982-10-25 | 1982-10-25 | 信号入力回路およびその制御方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5975721A JPS5975721A (ja) | 1984-04-28 |
JPH0446013B2 true JPH0446013B2 (en]) | 1992-07-28 |
Family
ID=16203195
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57187278A Granted JPS5975721A (ja) | 1982-10-25 | 1982-10-25 | 信号入力回路およびその制御方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4594519A (en]) |
EP (1) | EP0107442B1 (en]) |
JP (1) | JPS5975721A (en]) |
DE (1) | DE3377963D1 (en]) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4704547A (en) * | 1984-12-10 | 1987-11-03 | American Telephone And Telegraph Company, At&T Bell Laboratories | IGFET gating circuit having reduced electric field degradation |
JPS61163655A (ja) * | 1985-01-14 | 1986-07-24 | Toshiba Corp | 相補型半導体集積回路 |
JPS61262827A (ja) * | 1985-05-15 | 1986-11-20 | Mitsubishi Electric Corp | 半導体集積回路装置 |
US4682047A (en) * | 1985-08-29 | 1987-07-21 | Siemens Aktiengesellschaft | Complementary metal-oxide-semiconductor input circuit |
US4766334A (en) * | 1986-03-07 | 1988-08-23 | The Singer Company | Level clamp for Tri-state CMOS bus structure |
US4728820A (en) * | 1986-08-28 | 1988-03-01 | Harris Corporation | Logic state transition detection circuit for CMOS devices |
US4987318A (en) * | 1989-09-18 | 1991-01-22 | International Business Machines Corporation | High level clamp driver for wire-or buses |
JP3556679B2 (ja) | 1992-05-29 | 2004-08-18 | 株式会社半導体エネルギー研究所 | 電気光学装置 |
US5461331A (en) * | 1994-07-28 | 1995-10-24 | International Business Machines Corporation | Dynamic to static logic translator or pulse catcher |
JP3045071B2 (ja) * | 1996-05-30 | 2000-05-22 | 日本電気株式会社 | 差動信号生成回路 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3745731A (en) * | 1971-01-27 | 1973-07-17 | M Simpson | Interlocking building construction |
GB1381963A (en) * | 1971-05-07 | 1975-01-29 | Tokyo Shibaura Electric Co | Counter using insulated gate field effect transistors |
US3989955A (en) * | 1972-09-30 | 1976-11-02 | Tokyo Shibaura Electric Co., Ltd. | Logic circuit arrangements using insulated-gate field effect transistors |
JPS5723356B2 (en]) * | 1973-07-24 | 1982-05-18 | ||
JPS5461433A (en) * | 1977-10-26 | 1979-05-17 | Toshiba Corp | Tri-value converter circuit |
JPS5490941A (en) * | 1977-12-26 | 1979-07-19 | Hitachi Ltd | Driving circuit of tristate type |
US4350906A (en) * | 1978-06-23 | 1982-09-21 | Rca Corporation | Circuit with dual-purpose terminal |
JPS5571322A (en) * | 1978-11-24 | 1980-05-29 | Hitachi Ltd | Switch input circuit |
US4329600A (en) * | 1979-10-15 | 1982-05-11 | Rca Corporation | Overload protection circuit for output driver |
JPS57809A (en) * | 1980-05-31 | 1982-01-05 | Matsushita Electric Works Ltd | Switch input circuit |
US4435658A (en) * | 1981-02-17 | 1984-03-06 | Burroughs Corporation | Two-level threshold circuitry for large scale integrated circuit memories |
US4449064A (en) * | 1981-04-02 | 1984-05-15 | Motorola, Inc. | Three state output circuit |
JPS57166739A (en) * | 1981-04-07 | 1982-10-14 | Nec Corp | Logical circuit |
US4347447A (en) * | 1981-04-16 | 1982-08-31 | Mostek Corporation | Current limiting MOS transistor driver circuit |
US4465945A (en) * | 1982-09-03 | 1984-08-14 | Lsi Logic Corporation | Tri-state CMOS driver having reduced gate delay |
-
1982
- 1982-10-25 JP JP57187278A patent/JPS5975721A/ja active Granted
-
1983
- 1983-09-22 US US06/534,691 patent/US4594519A/en not_active Expired - Lifetime
- 1983-10-12 DE DE8383306163T patent/DE3377963D1/de not_active Expired
- 1983-10-12 EP EP83306163A patent/EP0107442B1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0107442A3 (en) | 1985-07-10 |
JPS5975721A (ja) | 1984-04-28 |
US4594519A (en) | 1986-06-10 |
DE3377963D1 (en) | 1988-10-13 |
EP0107442A2 (en) | 1984-05-02 |
EP0107442B1 (en) | 1988-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4443715A (en) | Driver circuit | |
JPS58151124A (ja) | レベル変換回路 | |
JPH0446013B2 (en]) | ||
JPH05152937A (ja) | 論理ゲート回路 | |
JPH0389624A (ja) | 半導体集積回路 | |
EP0700599B1 (en) | Cmos input with v cc? compensated dynamic threshold | |
JPH0616357B2 (ja) | 論理信号用出力駆動回路 | |
JPH0576811B2 (en]) | ||
JP2735268B2 (ja) | Lsiの出力バッファ | |
KR970004057B1 (ko) | 입력버퍼 | |
JP2864494B2 (ja) | 半導体集積回路 | |
KR100206903B1 (ko) | 낸드 로우 디코더 | |
JP3304110B2 (ja) | 半導体記憶回路 | |
JP3057710B2 (ja) | 半導体メモリ装置 | |
JPH07161190A (ja) | 半導体集積回路 | |
JPH0548410A (ja) | 雑音除去回路 | |
JPS5842558B2 (ja) | アドレス バッファ回路 | |
JPS59215124A (ja) | Cmos選択回路 | |
KR100223827B1 (ko) | 프로그래머블 출력버퍼회로 | |
JPH0666656B2 (ja) | シユミツトトリガ回路 | |
JPH01284017A (ja) | 集績回路用出力バッファ回路 | |
JPH0777344B2 (ja) | 出力バッファ回路 | |
JPH11154857A (ja) | 演算回路 | |
JPH0321997B2 (en]) | ||
JPS6362413A (ja) | 半導体集積回路装置 |